



The symbols [A3 A2 A1 A0] and [B3 B2 B1 B0] represent addend and minuend, respectively. C0 is the carry bit generated by adding bits A0 and B0. C1 is the carry bit generated from the addition of C0, A1, and B1. C2 and C3 are generated in the same manner, with C3 the carry-out. The column containing A0 and B0 (the least significant bits of addend and minuend) allows for a carry-in from a previous addition, for this example we set it to 0. Each column adds three bits. The implementation of the above process in hardware called a full adder.

When we perform this addition, we will start from the least significant bit, and then push the process left one bit at a time. This means that a 1-bit full adder is the basic element of a 4-bit adder and four such elements are needed to construct a 4-bit adder.

### The 1-Bit Full Adder

From the discussion above we know that a 1-bit full adder should have three inputs: carry input (C<sub>in</sub>), addend (A), and minuend (B). We can determine the number of output bits by looking at any column in the addition process, say, the column containing C0, A1 and B1. Assume all three bits are 1. Then the result is 3 which, in binary, are 11. The sum requires two bits but S1 can be only one bit, so there must be a carry to the next column. Each column will produce a sum bit and a carry output to the next more significant bit position. So the circuit for the 1-bit full adder should have two outputs: sum bit (S) and carry output (C<sub>out</sub>). Table 7.1 shows the truth table for the 1-bit full adder:

Inputs			Outputs	
A	B	C <sub>in</sub>	C <sub>out</sub>	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Using Boolean algebra, we can derive the following two equations for the sum bit and the carry output bit:


$$S = A \oplus B \oplus C$$

$$C_{out} = C_{in}(A + B) + AB$$

The above two equations can be implemented using a 3-input XOR gate, two 2-input AND gates, and two 2-input OR gates.

### The 4-Bit Adder


Once we have the 1-bit full-adder (FA), we can use it as a building block in any design that needs to do addition, such as the multi-bit adder in a CPU. In a multi-bit adder, the carry-in of the least significant bit (LSB) must be connected to 0 since there is no previous stage. The carry output from the LSB stage should feed into the second least significant bit. The carry output of second least significant stage feeds into the next more significant stage as carry input, and so on. The last carry output is the most significant bit of the sum. The 4-bit adder block diagram with interconnections between the FA modules is shown in figure below:




## PROCEDURE:

### Section I. The 1-Bit Full Adder


1. Open Xilinx Vivado.




## 2. In the Xilinx-Project Navigator window, Quick start, New Project.



## 3. Name the project.



4. Choose “RTL Project” and check the “Do not specify sources at this time” as we will configure all the settings manually through the navigator from inside the project.
5. Select **New Source...** and the **New** window appears. In the **New** window, choose **Schematic**, type your file name (such as *source\_1*) in the File Name editor box, click



on OK, and then click on the Next button.

6. In the **Xilinx - Project Navigator** window, select the following
  - Category: “General Purpose”
  - Family: “Artix-7”
  - Package: “cpg236”
  - Speed: “-1”
  - Choose “xc7a35tcpg236-1” that corresponds to the board we are using.

Then Choose Finish.

New Project ✕

**Default Part**  
Choose a default Xilinx part or board for your project. This can be changed later.

Parts | Boards

[Reset All Filters](#)


Category:  Package:  Temperature:   
 Family:  Speed:

Search:  (1 match)

Part	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	Ultra RAMs	DSPs	Gt
xc7a35tcpg236-1L	236	106	20800	41600	50	0	90	2


? < Back Next > Finish Cancel

New Project ✕



**New Project Summary**


- i A new RTL project named 'project' will be created.
- i 1 source file will be added.
- ! No constraints files will be added. Use Add Sources to add them later.
- i The default part and product family for the new project:  
 Default Part: xc7a35tcpg236-1L  
 Product: Artix-7  
 Family: Artix-7  
 Package: cpg236  
 Speed Grade: -1L



To create the project, click Finish

? < Back Next > **Finish** Cancel

7. The Define Module Window that will appear, we will choose the input and output labels for the gates under investigation in this experiment. In this experiment, we are investigating De Morgan's Theorem and we use 4 inputs to get 2 outputs. Under "Port Name", add "A", "B", and "Cin" as inputs and add "S", "Cout" as outputs and select OK.



8. In the "source\_1.vhd" created file, type the gates equivalent VHDL code for the S and Cout between the "begin" and "end Behavioral" as follows and then save the file.

```

1 | library IEEE;
2 | use IEEE.STD_LOGIC_1164.ALL;
3 |
4 | entity full_adder_vhdl_code is
5 |   Port ( A : in STD_LOGIC;
6 |         B : in STD_LOGIC;
7 |         Cin : in STD_LOGIC;
8 |         S : out STD_LOGIC;
9 |         Cout : out STD_LOGIC);
10 | end full_adder_vhdl_code;
11 |
12 | architecture gate_level of full_adder_vhdl_code is
13 |
14 |   begin
15 |
16 |     S <= A XOR B XOR Cin ;
17 |     Cout <= (A AND B) OR (Cin AND A) OR (Cin AND B) ;
18 |
19 |   end gate_level;


```


9. Next, we need to add a constraint file with the ".xdc" extension, as following:  
Go to "Flow Navigator" and from "Project Manager" select "Add Sources" then "Add or create constraints". Next, choose "Create File" and enter the file name "lab\_6" then "OK" followed by "Finish".
  
10. Then, we need to get a template xdc file that is going to be edited according to the different experiments. Google "basys 3 xdc file" and choose the "xilinx" link that appears ([https://www.xilinx.com/support/documentation/university/Vivado-Teaching/HDL-Design/2015x/Basys3/Supporting%20Material/Basys3\\_Master.xdc](https://www.xilinx.com/support/documentation/university/Vivado-Teaching/HDL-Design/2015x/Basys3/Supporting%20Material/Basys3_Master.xdc)). Copy the whole file and paste it into the "lab\_2.xdc" that you have just created in the last step. Then uncomment and edit the input Switches and the output LEDs as in the next step.
  
11. Uncomment (by deleting the # sign) the ones you are going to use as following:

```
10 |
11 | ## Switches
12 | set_property PACKAGE_PIN V17 [get_ports {A}]
13 |     set_property IOSTANDARD LVCMOS33 [get_ports {a}]
14 | set_property PACKAGE_PIN V16 [get_ports {B}]
15 |     set_property IOSTANDARD LVCMOS33 [get_ports {B}]
16 | set_property PACKAGE_PIN W16 [get_ports {Cin}]
17 |     set_property IOSTANDARD LVCMOS33 [get_ports {Cin}]
18 | #set_property PACKAGE_PIN W17 [get_ports {sw[3]}]
```


```
45 |
46 | ## LEDs
47 | set_property PACKAGE_PIN U16 [get_ports {S}]
48 |     set_property IOSTANDARD LVCMOS33 [get_ports {S}]
49 | set_property PACKAGE_PIN E19 [get_ports {Cout}]
50 |     set_property IOSTANDARD LVCMOS33 [get_ports {Cout}]
51 | #set_property PACKAGE_PIN U19 [get_ports {led[2]}]
52 |     #set_property IOSTANDARD LVCMOS33 [get_ports {led[2]}]
53 | #set_property PACKAGE_PIN V19 [get_ports {led[3]}]
54 |     #set_property IOSTANDARD LVCMOS33 [get_ports {led[3]}]
55 | #set_property PACKAGE_PIN W18 [get_ports {led[4]}]
56 |     #set_property IOSTANDARD LVCMOS33 [get_ports {led[4]}]
```




12. From the tool tab choose the play button  and then “Run Implementation”. Select “Number of jobs” =1 and then press OK.




13. The implementation errors window will appear if any or the successfully completed window. From this window select “Generate Bitstream” and then OK. This will make the software generate “.bin” file to be used in programming the hardware BAYAS 3.




14. The next window will appear in which choose “Open Hardware Manger”, connect the Hardware Kit to the USB port and then press OK.



15. A green tab will appear in the top of the Vivado window, from which choose “open target” to program the hardware.
16. From the window appears, select the “.bin” file from the Project you create by browsing for the generated “.bit file” under the “.runs” folder and program the board then press OK.



17. Notice that the 7-segment on the hardware is counting up from 0 to 9 frequently until you download the program and it will stop.



18. Test the program on your board by going through all the input combinations and observing the two outputs. Fill the truth table.

Inputs			Outputs	
A	B	Cin	Cout	S
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		


19. Are the two output the same? If they are, you have proved the Boolean distributive law. If not, figure it out.
20. Then you can use the simulation tools to verify the Boolean distributive law. For simulation, we need to create a simulation source file as following:

21. “Flow Navigator” → “Project Manager” → “Add Sources” → “Add or create simulation sources” → Name it “TB” (Test Bench) → “VHDL” → No need for switches and leds assignments as we will not be working on board. → “OK”.
22. After that, implement your simulation as similarly:

```

1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY Testbench_full_adder IS
5  END Testbench_full_adder;
6
7  ARCHITECTURE behavior OF Testbench_full_adder IS
8
9      -- Component Declaration for the Unit Under Test (UUT)
10
11     COMPONENT full_adder_vhdl_code
12     PORT(
13     A : IN std_logic;
14     B : IN std_logic;
15     Cin : IN std_logic;
16     S : OUT std_logic;
17     Cout : OUT std_logic
18     );
19     END COMPONENT;
20
21     --Inputs
22     signal A : std_logic := '0';
23     signal B : std_logic := '0';
24     signal Cin : std_logic := '0';
25
26     --Outputs
27     signal S : std_logic;
28     signal Cout : std_logic;
29
30     BEGIN
31
32     -- Instantiate the Unit Under Test (UUT)
33     uut: full_adder_vhdl_code PORT MAP (
34     A => A,
35     B => B,
36     Cin => Cin,
37     S => S,
38     Cout => Cout
39     );
40
41     -- Stimulus process
42     stim_proc: process
43     begin
44         -- hold reset state for 100 ns.
45         wait for 100 ns;
46
47         -- insert stimulus here
48         A <= '1';
49         B <= '0';
50         Cin <= '0';
51         wait for 10 ns;
52
53         A <= '0';
54         B <= '1';
55         Cin <= '0';
56         wait for 10 ns;
57
58
59         A <= '1';
60         B <= '1';
61         Cin <= '1';
62         wait for 10 ns;
63
64     end process;
65
66     END;
```

23. In the “initialization” section change the simulation variables according to your needs.
24. You should see similar output:



## Section II. Building a 4-bit Adder Using Full-Adder (FA) Modules

In this part of the experiment, we will show how to perform modular design by building the 4-bit adder using four 1-bit full adder modules. We will start with making a symbol for a 1-bit full adder and add it as a module to the project library.

1. Create a new source file called `four_bit_adder` under the same project. Write the following code:




```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY Tb_Ripple_Adder IS
5  END Tb_Ripple_Adder;
6
7  ARCHITECTURE behavior OF Tb_Ripple_Adder IS
8
9  -- Component Declaration for the Unit Under Test (UUT)
10
11  COMPONENT Ripple_Adder
12  PORT (
13  A : IN std_logic_vector(3 downto 0);
14  B : IN std_logic_vector(3 downto 0);
15  Cin : IN std_logic;
16  S : OUT std_logic_vector(3 downto 0);
17  Cout : OUT std_logic
18  );
19  END COMPONENT;
20
21  --Inputs
22  signal A : std_logic_vector(3 downto 0) := (others => '0');
23  signal B : std_logic_vector(3 downto 0) := (others => '0');
24  signal Cin : std_logic := '0';
25
26  --Outputs
27  signal S : std_logic_vector(3 downto 0);
28  signal Cout : std_logic;
29
30  BEGIN
31
32  -- Instantiate the Unit Under Test (UUT)
33  uut: Ripple_Adder PORT MAP (
34  A => A,
35  B => B,
36  Cin => Cin,
37  S => S,
38  Cout => Cout
39  );
```

```

40
41     -- Stimulus process
42     stim_proc: process
43     begin
44         -- hold reset state for 100 ns.
45         wait for 100 ns;
46         A <= "0110";
47         B <= "1100";
48
49         wait for 100 ns;
50         A <= "1111";
51         B <= "1100";
52
53         wait for 100 ns;
54         A <= "0110";
55         B <= "0111";
56
57         wait for 100 ns;
58         A <= "0110";
59         B <= "1110";
60
61         wait for 100 ns;
62         A <= "1111";
63         B <= "1111";
64
65         wait;
66
67     end process;
68
69     END;
70

```

### 3. Example output of simulation:





4. Fill the table accordingly by changing your initialization part of the code:


Switches(Input)										LEDs(Output)					
1	2	3	4	Decimal	5	6	7	8	Decimal	1	2	3	4	5	Decimal
A3	A2	A1	A0		B3	B2	B1	B0		Cout	S3	S2	S1	S0	
0	0	0	0	0	0	0	0	0	0						
0	0	0	1	1	0	0	0	0	0						
0	0	1	0	2	0	0	0	1	1						
0	0	1	1	3	0	0	1	0	2						
0	1	0	0	4	0	0	1	1	3						
0	1	0	1	5	0	0	1	1	3						
0	1	1	1	7	0	0	1	0	2						
1	0	0	0	8	0	0	1	0	2						
0	1	0	0	4	1	0	0	1	9						
0	1	0	1	5	1	1	0	0	12						
0	1	1	1	7	1	1	1	0	14						
1	0	1	0	10	0	1	1	1	7						
1	1	0	0	12	1	0	1	1	11						
1	1	1	1	15	1	1	1	1	15						

**QUESTIONS**

1. Find the ADD4 symbol in the symbol library. Draw a schematic diagram in the space provided below and show how to make an 8-bit adder using the ADD4s.

2. If you are asked to build and simulate the above design, what types of I/O buffers (symbols) would be convenient to use? How many sum bits would you expect to have?

3. What is a carry look-ahead adder? Why is it preferred over a regular adder? (Refer to your textbook and diagrams of Ripple Carry and Carry Lookahead in the following.)



(a)

